Abstract. GaAs based structures in which are embedded InAs self-assembled quantum dots are studied using admittance measurements taken over a large frequency spectrum and for several temperatures. The presence of quantum dots is evidenced in the capacitance-voltage characteristics by one, or more, plateau-like structures related to the processes of charging and discharging of the quantum dots. Concurrently, the measured conductance exhibits a peak in a certain bias range that coincides with the plateau-like structure in the capacitance but only for temperatures below 150 K. The conductance dependence on both the temperature and applied bias is attributed to two mechanisms of carrier escape/capture mechanisms from the InAs embedded quantum dots into/out of the hosting GaAs; a thermally activated process for temperatures above 80 K and a perceptibly nonthermal tunneling process for temperatures below 40 K. The conductance data is used to estimate rates and activation energies in association with the electron escape mechanisms from the quantum dots.
Introduction
Research into new electron devices of better quality and higher performance has intensified over the years in response to an increasing demand by designers of future systems in various fields of electronics and photonics. The tremendous advances in epitaxial growth techniques such as metal-organic chemical vapor deposition (MOCVD) and molecular beam epitaxy (MBE) allowed the fabrication of high-quality materials with the precise handling, control, and tailoring of growth parameters leading to newly engineered classes of devices based specifically on lowdimensional semiconductor structures. The ultimate electron and hole confinement in zerodimensional semiconductor structures, namely quantum dots (QDs), results in new phenomena and unique properties that are interesting from the perspectives of both fundamental physics as well as device applications. It is particularly established that the use of QDs could lead to substantially improved performance in many aspects of photonic devices. In this respect, highperformance semiconductor lasers and optical amplifiers with QDs in their active region have been fabricated and are already in the commercialization stage. 1, 2 The use of QDs in multijunction solar cells as an approach to enhance the solar cell efficiency has also been investigated and shown to be a promising alternative.
Knowing that QDs can be considered as multiple charge donors or acceptors with the possibility of carrier exchange (emission and capture) between QD quantized levels and the conduction band of the hosting semiconductor, a clear and detailed grasp of the electronic properties of the QDs and the processes of carrier exchange with the material in which these QDs are embedded is crucial to a proper understanding of the operation of envisaged QD-based devices.
In this context, we have studied some electronic properties of InAs QDs embedded in a GaAs structure using frequency and temperature dependent admittance. In particular, capacitancevoltage (C-V) and conductance-voltage (G-V) are used to examine qualitatively and quantitatively the electron states and charging mechanisms of self-assembled InAs QDs embedded in a GaAs structure. While most of the published studies on similar systems concentrate mainly on the C-V measurements, the emphasis here is on the conductance data, which is found to be more sensitive to some aspects of carriers exchange mechanisms and permits acquiring additional information that could not be accessed through capacitance measurements alone.
Device Fabrication and Characterization
The layers structure of the diodes under investigation is illustrated in Fig. 1 . The structures were grown by MBE on a ð100Þ n þ GaAs substrate, with no miscut angle, followed by a 170 nm Sidoped (2 to 5 × 10 18 cm −3 ) GaAs layer, then an approximately 400 nm-thick layer of Si-doped (2 × 10 16 cm −3 ) GaAs, a thin layer of InAs consisting of either a wetting layer (WL) followed by self-assembled QDs or a WL alone (as a reference sample) sandwiched between two undoped 5 nm spacer layers and finally another 400 nm-thick layer of Si-doped (2 × 10 16 cm −3 ) GaAs on the top. The undoped 5 nm spacer layers are used to separate the doped GaAs regions from the QD layer in order to avoid diffusion of impurities into the QDs during growth. Detailed growth conditions were given in Refs. 5 and 6. The growth conditions resulted in a QD density of approximately 3 × 10 9 cm −2 as revealed from both AFM imaging and deep level transient spectroscopy measurements. 5, 6 The top Schottky contacts of various diameters (200, 300, 350, 400, and 500 μm) were formed by evaporating Au-Ti through a shadow mask. The conventional Ohmic contact at the back of the substrate was fabricated with a AuGeNi alloy annealed at 450°C for 2 min. The samples were mounted on TO5 headers inside a cryostat, the temperature of which is varied using a helium-based closed cycle refrigeration system and a wire heater under the control of a Lakeshore temperature controller. The temperature can be measured to accuracies better than 0.5 K. The C-V and G-V measurements were performed over the temperature range 15 to 300 K at several frequencies between 50 kHz and 1 MHz using a HP4192 Impedance Analyser. The current-voltage (I-V) measurements were carried out using a Keithley 2400 Source-Meter.
Results and Discussion
To check the diodes quality, DC I-V measurements were performed at various temperatures. A sample of these measurements is shown in Fig. 2 , from which it is clear that the diodes exhibit a rectifying behavior with the current being to some extent thermally activated more noticeably in the forward bias region. The reverse I-V characteristics did not evidently disclose any particular behavior that might be linked to the presence of QDs. The forward characteristics, which are obviously more relevant to the conduction processes at or close to the top metal-GaAs interface, are not a primary concern in our present study. It is, however, worthwhile mentioning that a closer look at these forward I-V characteristics reveal, at any given temperature, two distinct behaviors depending on the bias range (indicated by region I and region II in the inset of Fig. 2 ). Preliminary analyses of the forward I-V-T data, assuming the customary thermionic emission conduction model, lead to Schottky diode parameters that are nonphysical in region I, a likely indication of the inadequacy of the assumption that thermioinc emission might be the dominant conduction process. Region II, however, yielded ideality factors, barrier heights, and saturation currents that show typical variations with temperature, well in line with results pertinent to Schottky contacts routinely reported in literature. [7] [8] [9] Namely, the ideality factor increases with decreasing temperature while there is a decrease with decreasing temperature of both the barrier height and saturation currents. These variations are shown in Fig. 3 and could well be explained on the basis of a modified thermionic emission conduction mechanism that takes into account other contributions, such as thermally assisted tunneling as well as eventual potential barrier inhomogeneities. [10] [11] [12] Proper and detailed analyses of the I-V-T data both in its reverseand forward-bias regimes could be the subject of a separate publication.
Typical measured C-V and G-V characteristics at a given frequency and temperature are shown in Fig. 4 for samples with a 2.8 ML of QDs or with just the WL (without any QD formation).
In the structure under investigation, the depletion region at zero bias is smaller than the distance between the top interface and the plane where the InAs QDs or WL are located, and as such, the QDs are outside the depletion region and filled with electrons. By applying a reverse bias that extends the depletion zone to include the QDs layer and beyond allows changing the occupancy of the QDs. Electrons then start to be emitted from the QDs with given rates that depend on the escape mechanism. This will influence both the measured C-V and G-V characteristics. In fact, the presence of QDs is evidenced in the C-V characteristics at all temperatures and frequencies considered here by a plateau-like structure in the bias range −3 to −2 V that is related to charging and discharging of QDs. Concurrently, the G-V characteristics clearly show a manifest peak in the same bias range at all considered frequencies but only for temperatures below 150 K. In contrast, under the same measurement conditions, the samples with only the WL show complete absence of both the plateau-like structure and the peak in their respective C-V and G-V characteristics.
The C-V characteristics, including the well-defined plateau-like structure, can be explained as follows: for applied voltages between 0 and −1.5 V, the QDs are outside the depletion region and do not contribute to the measured capacitance. As the voltage reaches U ¼ −2 V, the depletion region includes the QDs and, provided the temperature is low enough to avoid emptying the QDs, the capacitance reaches a plateau and stays constant up to about U ¼ −2.5 V. A further increase in the applied voltage causes the capacitance to be solely due to the contribution from the bulk GaAs. Also noted was the absence of any hysteresis in the measured admittance data with respect to the applied voltage, suggesting that the processes of filling and emptying (carrier capture and emission) of the QDs have the same influence on the measured admittance.
The C-V data could be used to calculate the carrier concentration profile, namely the carrier density (N) versus the edge of the depletion width (W) using the standard relations:
and
Here ε 0 and ε r represent the permittivity of vacuum and the relative permittivity of GaAs, respectively, and A is the contact area.
The plateau-like structure in the C-V plots is converted to a prominent peak in the calculated concentration profiles NðWÞ as shown in Fig. 5 . The peaks in these concentration profiles correspond approximately to the position (0.42 μm) of the QD plane and are due to carrier accumulation in the QDs.
It has to be noted here that the accuracy in determining the carrier distribution throughout the structure is limited by the Debye length. 13, 14 In fact, the assumption in the calculations of NðWÞ of a sharp edge between the depletion and neutral regions is not exact since the electric field does not vanish at the very edge but penetrates effectively over a few Debye lengths in the neutral region. An increment dV in the voltage causes a majority carrier density dNðWÞ that does not sample NðWÞ. This increment is not locally located at W but spreads over a distance equal to at least one Debye length. Consequently, the measured capacitance does not define the width of the space charge layer better than this distance.
There are a couple of points to be highlighted with respect to the temperature variation of NðWÞ shown in Fig. 5 . First the peak, which is directly related to occupancy of charge states, increases as the temperature is decreased with a concomitant reduction of broadening of the profile. Second, in the low temperature regime, below 40 K in particular, a second peak appears consistently at a slightly higher depletion width of ∼0.48 μm. This second peak, the magnitude of which is perceptibly independent of temperature below 40 K, becomes more prominent than the first one as the temperature is decreased further.
The temperature dependence of the peak in NðWÞ and the appearance of the second peak at low temperatures can be directly linked to the temperature dependence of both the Fermi level and of the electron density in the InAs QDs. The latter was shown to saturate 15 at temperatures below 80 K, stemming from the fact that the negative charge accumulating in the QDs plane causes a repulsive Coulomb potential and the subsequent formation of a space charge region, the width of which increases with the increase in the electron density in the plane of the QDs. In line with the interpretation of Brounkov et al., 16 the thermionic emission rates of electrons from the QDs are much lower at very low temperatures. Consequently, electrons are no longer able to follow the applied ac signal leading to their freezing in the QD levels. Electrons can then only escape by tunneling under a higher applied electric field. This process is responsible for the appearance of a second peak in NðWÞ at a higher reverse bias (a larger depletion width as shown in Fig. 5 ) for temperatures below 40 K in particular.
Moreover, we have systematically investigated the variations of conductance with both temperature and frequency since the conductance is known to be more sensitive to some aspects of carriers exchange mechanisms and, as such, permits acquiring additional information that cannot be accessed through capacitance measurements alone.
The global variations of conductance with both the temperature and applied bias, given by the 3-D contour plot of Fig. 6 , show two regions of maximum conductance in the voltage range −3 to −2 V and for two temperature ranges 50 to 90 K and below 50 K.
The peak in the G-V characteristic can be seen as a signature of resonant carrier emission/ capture between the InAs QDs and the matrix GaAs in which they are embedded. As the reverse bias is changed, the QD states are alternatively emptied or filled by the application of the 15 mV ac signal. When the rate of carrier emission or capture coincides with the frequency of the applied ac signal, a resonance condition occurs, leading to a maximum in the conductance.
With respect to the temperature dependence of the peak magnitudes of the concentrations, we unambiguously observed two different behaviors depending on the temperature range: for temperatures above 80 K, the concentration peak height decreases with increasing temperatures while it decreases, although only slightly, with decreasing temperatures below 80 K. Besides, below 40 K, the temperature dependence is significantly much less pronounced and barely noticeable. These observations concur for the fact that one of two different mechanisms of carrier escape from the QDs prevails over each temperature range; a thermally activated mechanism for temperatures above 80 K and a much less temperature dependent process at a temperature of 40 K and below. This latter observation is in line with previous findings that the thermal activation of electrons is negligible in the very low temperature range and the carrier exchange (charging and discharging) between the QDs and the bulk GaAs is governed essentially by a tunneling process.
The frequency dependence of the peak in the measured admittance could be related to capture and emission rates of electrons in the QDs. And to elucidate this point further, we have investigated the frequency dependence of both NðWÞ and GðVÞ in the low temperature range (below 60 K). It was observed that the peak in NðWÞ increases, although only slightly for the frequency range considered, with decreasing frequencies which is in concordance with the interpretation above.
In contrast, the measured conductance at any given temperature shows ( Fig. 7) a very significant increase with increasing frequency. Knowing that at a fixed temperature G is directly proportional to ω 2 τ∕ð1 þ ω 2 τ 2 Þ, with 1∕τ being the emission rate of carriers, [17] [18] [19] the observed behavior of conductance with frequency suggests that the emission rates are much higher than the frequency of the applied ac measurement signal (ωτ ≪ 1). This apparent inconsistency between the behaviors, with respect to frequency, of NðWÞ (based on C-V data) and G-V needs to be elucidated further.
Examining more closely its temperature variations at a fixed applied bias, the conductance exhibits a peak at a certain maximum temperature (Fig. 8 ) at all considered frequencies (100, 200, 400, 600, and 800 kHz, and 1 MHz), with the maximum temperature being slightly shifted to lower values as the applied bias increases. The preliminary analysis of this spectroscopic data could be used to extract thermionic emission rates and activation energies in association with the electron thermally activated escape mechanism from the QDs. Starting from the fact that QDs can be considered as carrier traps with the possibility of carrier emission and capture between QD quantized levels and the Fermi level and noting that from this aspect standpoint, the issue is not fundamentally different from the case of interface traps known for a long Fig. 7 The effect of frequency on the measured G-V characteristics at a given temperature (here T ¼ 70 K). time in metal insulator semiconductor (MIS) or metal oxide semiconductor (MOS) structures. As such, the equations derived by Nicollian 18 relating the conductance to the traps density and their time constant (τ) should be valid to obtain the carrier emission rates in relation to exchanges between the QDs and the host semiconductor. It is known 18, 20 that the maximum in (G∕ω) in this instance occurs at ωτ ¼ 1.98 from which the emission rate, defined here as e n ¼ 1∕τ ¼ ω∕1.98, can be obtained. A similar expression (e n ¼ ω∕2) was derived in the appendix of Ref. 17 by considering the transient response of the electron population of a QD level to a small ac applied voltage. Observing (Fig. 8 ) that at each given voltage the maximum in G corresponds to a temperature T max , it is possible to obtain all the T max values corresponding to all considered frequencies, and hence emission rates e n ¼ πf . The plot of e n ∕T 2 max versus 1∕T max of Fig. 9 then follows. Knowing that the emission rate of a thermally activated process is given 21 by e n ¼ γT 2 σ expð−E A ∕k B TÞ, where γ is a temperature-independent constant and σ is the capture cross-section, the activation energy E A could be derived from the slope of the e n ∕T 2 max versus 1∕T max semi-logarithmic plots. These analyses yielded emission/escape times that are slightly above 10 −6 s, with activation energies in the range 55 to 60 meV.
Conclusion
In conclusion, we have investigated the C-V and G-V characteristics, and their dependence on temperature and frequency, of a Schottky structure in which InAs self-assembled QDs are embedded in GaAs to reveal some of the properties related to carrier exchange between the QDs and the host GaAs. The effects of embedding the QDs in the structure are evidenced, depending on temperature, by one or two peaks in the calculated concentration profiles based on the measured C-V data as well as by a peak in the concomitantly measured conductance with a peak magnitude that is clearly frequency dependent at a given temperature. Moreover, depending on the temperature regime, two mechanisms seem to govern the exchanges between the InAs QDs and the GaAs matrix. The process above a temperature of 80 K is thermally activated while a non-thermal tunneling process seems to dominate at temperatures below 40 K. Finally, the emission rates and activation energies relevant to these processes were estimated from the conductance data.
